ARM64 Translation Lookaside Buffer Architecture and Management
The Memory Management Unit (MMU) translates virtual addresses to physical addresses. To eliminate the latency of repeated page table walks in main memory, processors integrate a Translation Lookaside Buffer (TLB). This hardware cache stores recently accessed page table entries. Contemporary microarc...